ENEX12002 - Introductory Electronics
Term 2 - 2017


All details in this unit profile for ENEX12002 have been officially approved by CQUniversity and represent a learning partnership between the University and you (our student). The information will not be changed unless absolutely necessary and any change will be clearly indicated by an approved correction included in the profile.

Overview

This unit will introduce you to the fundamentals of analog and digital electronics. You will learn the theory of operation of commonly used in active and passive electronic components such as resistors, capacitors, inductors, diodes, transistors, signal & power amplifiers, oscillators, and Op-amps . This unit will provide you with sufficient knowledge of Boolean algebra necessary to understand digital electronics. You will learn logic gates, combinational logic circuits, logic minimization, flip-flops, counters, shift-registers, memory, and multiplexers. You will develop skills in analysing electronic circuits and modelling of analog and digital circuits using industry standard simulation software packages. During this unit you will design analog and digital systems for real world applications and test them in simulation software. This unit will also provide you with an opportunity to further develop their professional skills such as communication, technical writing, and individual presentations.

Details

Career Level Undergraduate
Unit Level Level 2
Credit Points 6
Student Contribution Band 2
Fraction of Full-Time Student Load 0.125

Pre-requisites or Co-requisites

Pre-requisite: MATH11219 Applied Calculus AND (ENEG11009 Fundamentals of Energy and Electricity or PHYS11185 Engineering Physics B)

Attendance Requirements

All on-campus students are expected to attend scheduled classes – in some units, these classes are identified as a mandatory (pass/fail) component and attendance is compulsory. International students, on a student visa, must maintain a full time study load and meet both attendance and academic progress requirements in each study period (satisfactory attendance for International students is defined as maintaining at least an 80% attendance record).

Offerings

Term 2 - 2017
  • Distance
  • Mackay

Website

This unit has a website, within the Moodle system, which is available two weeks before the start of term. It is important that you visit your Moodle site throughout the term. Go to Moodle

Recommended Student Time Commitment

Each 6-credit Undergraduate unit at CQUniversity requires an overall time commitment of an average of 12.5 hours of study per week, making a total of 150 hours for the unit.

Class Timetable

Assessment Overview

Assessment Task Weighting
1. Written Assessment 20%
2. Written Assessment 20%
3. Practical and Written Assessment 20%
4. Practical and Written Assessment 20%
5. Practical and Written Assessment 20%

This is a graded unit: your overall grade will be calculated from the marks or grades for each assessment task, based on the relative weightings shown in the table above. You must obtain an overall mark for the unit of at least 50%, or an overall grade of ‘pass’ in order to pass the unit. If any ‘pass/fail’ tasks are shown in the table above they must also be completed successfully (‘pass’ grade). You must also meet any minimum mark requirements specified for a particular assessment task, as detailed in the ‘assessment task’ section (note that in some instances, the minimum mark for a task may be greater than 50%). Consult the University’s Grades and Results Procedures for more details of interim results and final grades.

All University policies are available on the IMPortal.

You may wish to view these policies:

  • Grades and Results Procedure
  • Assessment Policy and Procedure (Higher Education Coursework)
  • Review of Grade Procedure
  • Academic Misconduct Procedure
  • Monitoring Academic Progress (MAP) Policy and Procedure – Domestic Students
  • Monitoring Academic Progress (MAP) Policy and Procedure – International Students
  • Refund and Excess Payments (Credit Balances) Policy and Procedure
  • Student Feedback – Compliments and Complaints Policy and Procedure
  • Acceptable Use of Information and Communications Technology Facilities and Devices Policy and Procedure

This list is not an exhaustive list of all University policies. The full list of University policies are available on the IMPortal.

Feedback, Recommendations and Responses

Every unit is reviewed for enhancement each year. At the most recent review, the following staff and student feedback items were identified and recommendations were made.

Feedback Source Recommendation
The content in the unit should be decreased to make it easier to remember the topics. Student Feedback The unit includes topics from digital as well as analog electronics which have their own relevant contents that need to be covered in this unit. The importance and requirement of each topic covered will be discussed with students in the start of the unit during next offering. The unit schedule will be adjusted to make the content well distributed throughout the term and more manageable for students.
On successful completion of this unit, you will be able to:
  1. Describe the operation of semiconductor devices and use them to design circuits for practical applications.
  2. Discuss digital number systems and explain how these systems are applied in digital information processing hardware
  3. Analyse the operation of analogue and digital electronic circuits, and model them using industry standard simulation tools to verify their behaviour
  4. Interpret function requirements, evaluate circuit options and design analog and digital electronic circuits to solve real world problems
  5. Construct analog and digital electronic circuits to a given design and validate their operation
  6. Solve real life problems and communicate professionally using electronic engineering terminology, symbols and diagrams that conform to Australian and international standards
  7. Work collaboratively and autonomously and communicate professionally in presenting your solutions

Learning outcomes are linked to Engineers Australia Stage 1 Competencies and also discipline capabilities. You can find the mapping for this on the Engineering Undergraduate Course website.

Alignment of Assessment Tasks to Learning Outcomes

Assessment Tasks Learning Outcomes
1 2 3 4 5 6 7
1 - Written Assessment        
2 - Written Assessment        
3 - Practical and Written Assessment  
4 - Practical and Written Assessment  
5 - Practical and Written Assessment  

Alignment of Graduate Attributes to Learning Outcomes

  • Introductory Level
  • Intermediate Level
  • Graduate Level
Graduate Attributes Learning Outcomes
1 2 3 4 5 6 7
1. Communication        
2. Problem Solving  
3. Critical Thinking  
4. Information Literacy              
5. Team Work            
6. Information Technology Competence        
7. Cross Cultural Competence              
8. Ethical practice      

Alignment of Assessment Tasks to Graduate Attributes

  • Introductory Level
  • Intermediate Level
  • Graduate Level
Assessment Tasks Graduate Attributes
1 2 3 4 5 6 7 8
1 - Written Assessment        
2 - Written Assessment        
3 - Practical and Written Assessment    
4 - Practical and Written Assessment      
5 - Practical and Written Assessment      

Prescribed Textbooks

Analog Fundamentals: A Systems Approach VitalSource eBook
Author/s: Thomas L. Floyd & David M. Buchla Year: 2012
Edition: 1 Publisher: Pearson
State: NJ
Country: USA
Digital Fundamentals Global Edition VitalSource eBook
Author/s: Thomas L Floyd Year: 2014
Edition: 11th Global edition Publisher: Pearson
Country: USA
View textbooks at the CQUniversity Bookshop
Note:

Digital Fundamentals Global Edition VitalSource eBook (11e) is available for purchase at http://www.pearson.com.au/9781292075990

Analog Fundamentals: A Systems Approach VitalSource eBook is available for purchase at http://www.pearson.com.au/9780133109016

Students preferring a paper version of the text can order the value pack of both books at a reduced price from the CQUni Bookshop here

The prescribed version of NI Multisim is the latest one (Ver. 14.1). Please see the Moodle site for further details.

OTHER REQ. RESOURCES

> CQUniversity Email

> Internet

> Unit Website (Moodle)

> Windows PC with USB port to operate USB oscilloscope

> Eagle PCB Design - Trial (Only if you don't have Ultiboard or any other PCB layout software)

IT Resources

You will need access to the following IT resources:
  • CQUniversity Student Email
  • Internet
  • Unit Website (Moodle)
  • Windows PC with USB port to operate USB Oscilloscope
  • Eagle PCB Design - Trial
  • Multisim 14.0
All submissions for this unit must use the Harvard (author-date) referencing style (details can be obtained here). For further information, see the Assessment Tasks below.
Unit CoordinatorUmer Izhar (u.izhar@cqu.edu.au)
Note: Check the Term-Specific section for any additional contact information provided by the teaching team
Week Begin Date Module/Topic Chapter Events and Submissions
Week 1 10-07-2017

Analog Concepts, Diodes and Applications

Book 2: Analog Fundamentals

Chapters 1 and 2

Week 2 17-07-2017

Specialized Diodes and Introduction to BJT

Book 2: Analog Fundamentals

Chapters 2 and 3

Week 3 24-07-2017

Transistor Amplifiers, Signal and Power Amplification

Book 2: Analog Fundamentals

Chapters 3 and 5

Week 4 31-07-2017

Operational Amplifier

Book 2: Analog Fundamentals

Chapters 6 and 7

Week 5 07-08-2017

Special Operational Amplifier Circuits

Active Filters

Book 2: Analog Fundamentals

Chapters 8 and 9

Written Assessment 1

Assignment 1 Due Monday (07 Aug 17) 04:00 PM AEST
Vacation Week 14-08-2017
Week 6 21-08-2017

Oscillators

Voltage Regulators

Book 2: Analog Fundamentals

Chapters 10 and 11

Practical and Written Assessment 1A:

Lab Report 1 (Analog) Due Friday (25 Aug 17) 04:00 PM AEST

Week 7 28-08-2017

Number Systems, Operations, and Logic Gates

Book 1: Digital Fundamentals

Chapters 1,2, and 3

Week 8 04-09-2017

Boolean Algebra and Logic Simplification

Book 1: Digital Fundamentals

Chapter 4

Practical and Written Assessment 2:

Design Assignment 1 (Analog) Due Monday (04 Sep 17) 04:00 PM AEST
Week 9 11-09-2017

Combinational Logic Analysis and Functions of Combinational Logic

Book 1: Digital Fundamentals

Chapters 5 and 6

Week 10 18-09-2017

Latches and Flip-flops

Book 1: Digital Fundamentals

Chapter 7

Written Assessment 2

Assignment 2 Due Friday (22 Sep 17) 04:00 PM AEST
Week 11 25-09-2017 Timers and Counters

Book 1: Digital Fundamentals

Chapter 7 and 9

Week 12 02-10-2017

Shift Registers

Data Storage

Book 1: Digital Fundamentals

Chapter 8 and 11

Practical and Written Assessment 1B:

Lab Report 2 (Digital) Due Monday (06 Oct 17) 04:00 PM AEST

Review/Exam Week 09-10-2017

Practical and Written Assessment 3:

Design Assignment 2 (Digital) Due Friday (13 Oct 17) 04:00 PM AEST
Exam Week 16-10-2017

Please refer to the course Moodle site for any guidelines regarding use of forums in communicating with the course coordinator and related staff. Students are advised and encouraged to use Q&A forum for queries regarding assignments. Failure to use the guidelines will not guarantee a response. In this unit, we will use Multisim to simulate different electronic circuits that will help strengthen the theoretical concepts. Due to recent updates in the Multisim software license, students would have easier access to it. More information will be available at the start of the term on course Moodle website. Information about the text books with links is listed in the textbooks and resources section.

There are three practical and written assignment (PWA) tasks. PWA 1 is subdivided in 2 labs; one for analog and the other for digital. All labs and practicals are mandatory for all students. PWA 2 and 3 are design assignments one from each section. All PWAs are mandatory for students. For that matter optional residential school will be held on Thursday, 17th Aug to 18th Aug for FLEX students. FLEX students will have the option to request for a lab kit by contacting Niki Ryan at n.ryan@cqu.edu.au, if they cannot come to the residential school. For on-campus students, attending labs would be mandatory.

1 Written Assessment

Assessment Title Assignment 1
Task Description

This assessment would cover the topics from first four weeks of analog fundamentals. The assessment criteria would be provided with the questions well before the submission date and would be strictly followed. The students are not expected to draw any waveforms or write any equations in the word editor, instead they can scan a clear and legible handwritten document and submit it as a pdf file. Details will be given on the Moodle unit website.

Assessment Due Date Week 5 Monday (07-Aug-2017) 04:00 PM AEST
Return Date to Students Within 2 weeks after due date
Weighting 20%
Assessment Criteria

1. Correct Answers

2. Correct Format

3. All working must be shown to obtain full marks

4. Assignment answers must be neat, tidy and legible

5. Structure and Format of the Submission (cover page, file name, page orientation and numbering)

Referencing Style Harvard (author-date)
Submission Online

One pdf file

Learning Outcomes Assessed
This section can be expanded to view the assessed learning outcomes

1. Describe the operation of semiconductor devices and use them to design circuits for practical applications.

3. Analyse the operation of analogue and digital electronic circuits, and model them using industry standard simulation tools to verify their behaviour

7. Work collaboratively and autonomously and communicate professionally in presenting your solutions

Graduate Attributes
This section can be expanded to view the assessed graduate attributes

1. Communication

2. Problem Solving

3. Critical Thinking

6. Information Technology Competence



2 Written Assessment

Assessment Title Assignment 2
Task Description

This assessment would cover the topics from first three weeks of digital electronics domain. The assessment criteria would be provided with the questions well before the submission date and would be strictly followed. The students are not expected to draw any waveforms or write any equations in the word editor, instead they can scan a clear and legible handwritten document and submit it as a pdf file. Details will be given on the Moodle unit website.

Assessment Due Date Week 10 Friday (22-Sep-2017) 04:00 PM AEST
Return Date to Students Within 2 weeks after due date
Weighting 20%
Assessment Criteria

1. Correct Answers

2. Correct Format

3. All working must be shown to obtain full marks

4. Assignment answers must be neat, tidy and legible

5. Structure and Format of the Submission (cover page, file name, page orientation and numbering)

Referencing Style Harvard (author-date)
Submission Online

One pdf file

Learning Outcomes Assessed
This section can be expanded to view the assessed learning outcomes

2. Discuss digital number systems and explain how these systems are applied in digital information processing hardware

3. Analyse the operation of analogue and digital electronic circuits, and model them using industry standard simulation tools to verify their behaviour

7. Work collaboratively and autonomously and communicate professionally in presenting your solutions

Graduate Attributes
This section can be expanded to view the assessed graduate attributes

1. Communication

2. Problem Solving

3. Critical Thinking

6. Information Technology Competence



3 Practical and Written Assessment

Assessment Title Practicals, Laboratory Exercise, and Report
Task Description

This assessment corresponds to lab practicals and collectively covers almost all topics from both digital and analog domain. There are mainly two labs in total out of which, lab 1 covers the analogue electronics portion and lab 2 covers the digital portion.

The assessment is distributed as per the content and the details and modalities of these practicals will be available from the unit Moodle website at the start of the term. These practicals are compulsory for every student. Residential school is highly encouraged for any distance student however, lab kits can be issued in case the student is unable to attend.

Assessment Due Date Lab report 1 (Analog): Due on Friday (Week 6) at 04:00 PM AEST. Lab reports 2 (Digital): Due on Monday (week 12) at 04:00 PM AEST.
Return Date to Students Within 2 weeks after due date
Weighting 20%
Assessment Criteria

1. Correct Answers

2. Correct Format

3. All Tasks Attempted

4. Correct Procedures

5. Result Discussion

6. All working must be shown to obtain full marks

7. Assignment answers must be neat, tidy and legible

8. Structure and Format of the Submission (cover page, file name, page orientation and numbering)

Referencing Style Harvard (author-date)
Submission Online

One folder containing pdf and software files (if applicable)

Learning Outcomes Assessed
This section can be expanded to view the assessed learning outcomes

1. Describe the operation of semiconductor devices and use them to design circuits for practical applications.

2. Discuss digital number systems and explain how these systems are applied in digital information processing hardware

3. Analyse the operation of analogue and digital electronic circuits, and model them using industry standard simulation tools to verify their behaviour

5. Construct analog and digital electronic circuits to a given design and validate their operation

6. Solve real life problems and communicate professionally using electronic engineering terminology, symbols and diagrams that conform to Australian and international standards

7. Work collaboratively and autonomously and communicate professionally in presenting your solutions

Graduate Attributes
This section can be expanded to view the assessed graduate attributes

1. Communication

2. Problem Solving

3. Critical Thinking

5. Team Work

6. Information Technology Competence

7. Cross Cultural Competence



4 Practical and Written Assessment

Assessment Title Design Assignment 1 (Analog)
Task Description
This assessment relates to the design of a component / device mainly using contents covered in analog portion of the unit. This mainly software based task would be submitted individually by every student. After the submission the students can fabricate it physically but it would not count towards the grades. Details of this assessment will be available on Moodle unit website.
Assessment Due Date Week 8 Monday (04-Sep-2017) 04:00 PM AEST
Return Date to Students Within 2 weeks after due date
Weighting 20%
Assessment Criteria

1. Correct Answers

2. Correct Format

3. All Tasks Attempted

4. Correct Procedures and Steps Shown

5. Result Discussion

6. All working must be shown to obtain full marks

7. Assignment answers must be neat, tidy and legible

8. Structure and Format of the Submission (cover page, file name, page orientation and numbering)

Referencing Style Harvard (author-date)
Submission Online

One folder containing pdf and software file(s)

Learning Outcomes Assessed
This section can be expanded to view the assessed learning outcomes

1. Describe the operation of semiconductor devices and use them to design circuits for practical applications.

2. Discuss digital number systems and explain how these systems are applied in digital information processing hardware

3. Analyse the operation of analogue and digital electronic circuits, and model them using industry standard simulation tools to verify their behaviour

4. Interpret function requirements, evaluate circuit options and design analog and digital electronic circuits to solve real world problems

6. Solve real life problems and communicate professionally using electronic engineering terminology, symbols and diagrams that conform to Australian and international standards

7. Work collaboratively and autonomously and communicate professionally in presenting your solutions

Graduate Attributes
This section can be expanded to view the assessed graduate attributes

1. Communication

2. Problem Solving

3. Critical Thinking

6. Information Technology Competence

8. Ethical practice



5 Practical and Written Assessment

Assessment Title Design Assignment 2 (Digital)
Task Description

This assessment relates to the design of a component / device mainly using material covered in digital portion of the unit. This mainly software based task would be submitted individually by every student. After the submission the students can fabricate it physically but it would not count towards the grades. Details of this assessment will be available on Moodle unit website.

Assessment Due Date Review/Exam Week Friday (13-Oct-2017) 04:00 PM AEST
Return Date to Students Within 2 weeks after due date
Weighting 20%
Assessment Criteria

1. Correct Answers

2. Correct Format

3. All Tasks Attempted

4. Correct Procedures and Steps Shown

5. Result Discussion

6. All working must be shown to obtain full marks

7. Assignment answers must be neat, tidy and legible

8. Structure and Format of the Submission (cover page, file name, page orientation and numbering)

Referencing Style Harvard (author-date)
Submission Online

One folder containing pdf and software file(s)

Learning Outcomes Assessed
This section can be expanded to view the assessed learning outcomes

1. Describe the operation of semiconductor devices and use them to design circuits for practical applications.

2. Discuss digital number systems and explain how these systems are applied in digital information processing hardware

3. Analyse the operation of analogue and digital electronic circuits, and model them using industry standard simulation tools to verify their behaviour

4. Interpret function requirements, evaluate circuit options and design analog and digital electronic circuits to solve real world problems

6. Solve real life problems and communicate professionally using electronic engineering terminology, symbols and diagrams that conform to Australian and international standards

7. Work collaboratively and autonomously and communicate professionally in presenting your solutions

Graduate Attributes
This section can be expanded to view the assessed graduate attributes

1. Communication

2. Problem Solving

3. Critical Thinking

5. Team Work

6. Information Technology Competence




© 2017 CQUniversity
Page generated by apps-prod-01.cqu.edu.au at Thu Jul 27 14:40:50 AEST 2017